PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB,PCB
Copyright © 2008  SolStice EMT LLC.  All rights reserved.
We Are
Wired™
Site Map       Terms of Use        Privacy Policy       Contact

  • Home   
  • Services
Pre - Layout Signal Integrity Simulations
Design Guideline Creation
Stack - Up Creation
PCB Layout
Topology Optimization
Design for Manufacture
Design For Test
Post - Layout Simulations
Schematic Capture

  • Layout Types
RF / Analog / Mixed Signal
High - Speed Digital
Wireless
Controlled Impedance
Backplanes
line Cards
Flex & rigid flex
Many other types...
IPC Certified Designers

  • Tech Experience
Fibre Channel, Gigabit Ethernet, OC3--768, ATCA
cPCI, PCi, PCIx, PCIe, etc.
DDR2, DDR3, QDR, XDR, XDR2, etc.
Hypertransport, Rapid IO, Infinband, Xaui, LVDS
And more....

  • Software Tools
        Signal Integrity Analysis
                 Ansoft 2 & 3d Field Solvers
                HFSS

        PCB Layout
                 Cadence Allegro
                Pads PCB
                Mentor Expedition
                Veribest
                Valor

  • Layout Examples
 10G Placement Top
 10G PLacement Bottom
 10G Signal Layer 1
 10G SIgnal Layer 2

  • Required Input
 Schematics (PDF Format)
 Netlist
 Bill of Materials
 Mechanical Outline Drawing
 Preliminary Placement Drawing
 Statement of Work
 Design Guidelines / Constraints
 Design Input Requirements Checklist

  • Resources
 Cadence Allegro Viewer
 Mentor Expedition Viewer
 Pads Viewer
 IPC-7351 Land Pattern Viewer
 IPC PCB Related Standards
 IPC Naming Conventions (Standard)

  • Partners
 SolStice Engineering & Manufacturing
 RDC Consulting
 Titan PCB

  • Site Map
  • Terms of Use
  • Privacy Policy
  • Contact